• (+30) 24210 74979
  • vedalab@inf.uth.gr

Patents


  • Konstantis Daloukas, Nestor Evmorfopoulos Presented herein are systems, methods, and devices for analyzing a circuit. A netlist is obtained and parsed, where the netlist describes the circuit having one or more branches and one or more nodes. A linear system describing the circuit is obtained and compressed using a hierarchical approach. Compression involves storing off-diagonal sub-blocks in a dense matrix in a low-rank format to reduce the density of the matrix. The linear system is then solved using an iterative operation. An initial guess is used for the voltage at each Iterative Solution Using Compressed Inductive Matrix for Efficient Simulation of Very-Large Scale Circuits US 15/145,611

  • G.Stamoulis,S.Bantas, D.Bountas, N.Evmorfopoulos, M.Tsiampas, and P.Merakos.“System and Method for Circuit Analysis”. United States Patent Application 12/894102.

  • G.I. Stamoulis, and Y.Ye. “Method and Apparatus for Generating Waveforms using Adiabatic Circuitry”. United States Patent 5838203.

  • G.Stamoulis, S.Bantas, D.Bountas, N.Evmorfopoulos, M.Tsiampas,and P.Merakos. “System and Method for Fast Power Grid and Substrate Noise Simulation”.United States Patent Application 12/894101

  • G.I.Stamoulis,J.Sugisawa ,and M.Y.Zhang.“Method and Apparatus for Low Power Data Transmission”. United States Patent 5831453.

  • Iterative Solution Using Compressed Inductive Matrix for Efficient Simulation of Very-Large Scale Circuits